We describe the design of the GSM speech transcodec algorithm. Complexity and real time requirements lead to a combined HW/SW design where timing critical parts are identified and realized in hardware. The prototype realization uses a standard PC and a FPGA board.
Print ISSN: 1611-2776
Volume: 41, 02/1999
Pages: 46