We present a synthesis methodology, able to efficiently map complex system specifications, which can be hierarchically composed of a set of communicating processes, to a given emulation platform. This is achieved by providing optimizations across process bounds and considering the target architecture during high-level synthesis.
Print ISSN: 1611-2776
Volume: 42, 02/2000
Pages: 34